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ABSTRACT
We have developed a bit-reversal algorithm (BRAVO) using
vector permute operations, which is optimal in the num-
ber of permutations, and its cache-optimal version (CO-
BRAVO). Our implementation on PowerMac G5 shows 2–
4.5 fold improvement for small data sets and 15–75% im-
provement for large data sets (depending on the data ele-
ment size) over the best known approach (COBRA).
Categories and Subject Descriptors: C.1.2 [Proce-
sor architectures]: Multiple Data Stream Architectures
(Multiprocessors)—Single-instruction-stream, multiple-data-
stream processors (SIMD); F.2.1 [Numerical algorithms
and problems]: Computation of transforms—Fast Fourier
transform.
General Terms: Algorithms, performance.
Keywords: FFT, bit-reversal, permutation, SIMD, vector.
1. OVERVIEW
The Fast Fourier Transform (FFT) is an important science
and engineering tool. In 1990, Cray Research reported that
their 200 machines spent 40% of all CPU cycles computing
the FFT [4]. Thus, even modest performance improvements
of the FFT are significant in practice.
1.1 Bit-reversal
Many radix-2 FFT algorithms start or end their process-
ing with data shuﬄed in bit-reversed order. The reordering
is typically done by a special subroutine (often called bit-
reversal), which can account for 10–30% of the overall FFT
computation time [7]. We assume that such a subroutine
copies an array x[ ] of N = 2n elements into an array y[ ]
of N elements, such that x and y do not overlap, in the
bit-reversed order:
y[σn(i)] = x[i], for all i = 0, . . . , N − 1,
where σn(·) reverses bits in a n-bit index. That is, an ele-
ment of the source array at the index written in binary as
b0 . . . bn−1, is copied to the target array at the index with
reversed digits bn−1 . . . b0.
1.2 Vector permutations
A na¨ıve implementation of the N -point bit-reversal per-
forms N loads and N stores (where the order of stores is not
cache-friendly). Kudriavtsev [6] and Ren [8] reported up
to 60% performance improvement for bit-reversal of small
(up to 1kB) arrays when using vector permute instructions.
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Figure 1: The 16-point bit-reversal using interleav-
ing permutations on 4-element vector registers.
Such instructions are supported by most vector units, in-
cluding Intel SSE [1] and PowerPC AltiVec [3], as they are
valuable for media processing algorithms.
Intrigued by these results, we have analysed the data flow
of bit-reversal and derived its structure using vector per-
mute operations, which is optimal both in the number of
operations and in the number of distinct control vectors, de-
veloping Bit-Reversal Algorithm using Vector permute Op-
erations (BRAVO).
Figure 1 illustrates the optimal 16-point bit-reversal where
we assume that the target architecture supports interleav-
ing of two 4-element vector registers. (Such interleaving is
supported in SSE and AltiVec with punpckldq/punpckhdq
and vmrglw/vmrghw instruction pairs, respectively.)
To perform the N -point bit-reversal in W -element vector
registers, we load N/W source vectors from x[ ], produce
N/W target vectors by applying permute operations, and
store the target vectors into y[ ]. We have proved that the
source and target vectors partition into π = N/W 2 disjoint
equivalence classes of W source and W target vectors each:
within a class, each source vector provides elements for W
target vectors, and each target vector takes elements from
W source vectors. (This can be seen for the 16-point bit-
reversal, where the only (π = 1) class encompasses the whole
problem.)
Processing each class requires log
2
W rounds of 1
2
W in-
terleaving operations each and hence W (log
2
W +1) virtual
vector registers (which, for example, can be allocated to
W + 1 physical registers on AltiVec). As the classes are
disjoint, we can potentially process them in parallel.
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Figure 2: Execution time (in cycles per element) against problem size (n = log
2
N)
1.3 Cache-optimal extension
Bit-reversal of large arrays is notorious for its poor cache
behaviour [5]. The Cache Optimal Bit-Reverse Algorithm
(COBRA) by Carter and Gatlin [2] uses a software buffer to
hold in the cache blocks that are otherwise evicted because of
associativity conflicts. We consider COBRA the best known
approach, since it beat Karp’s Hybrid algorithm [5], which
had been the best (or near the best) performing method
among a collection of 30 bit-reversal algorithms.
Inspired by COBRA, we have developed a cache-optimal
extension of BRAVO. We write C, L, and B for the sizes
(the number of data elements) of the cache, a cache line,
and a buffer block, respectively.
We introduce a software buffer T [ ] to hold a tile of size B2,
where B is selected in a way that B ≥ L (so main memory
is accessed only once for each cache line) and B2 ≤ C (so
most of T [ ] remains in the cache while we permute the tile).
Algorithm 1 Cache-Optimal Bit-Reversal Algorithm using
Vector permute Operations (COBRAVO)
Require: N = 2n, B = 2b; N ≥ B2, C ≥ B2, B ≥ L ≥W
Ensure: y[σn(i)] = x[i], for all i = 0, . . . , N − 1
1: procedure COBRAVO(x[N ], y[N ])
Let T [B2] be a cache-resident buffer
2: τ := N/B2 ⊲ number of tiles, τ ≥ 1
3: ρ := B/W ⊲ number of vectors per block, ρ ≥ 1
4: for t := 0, τ − 1 do ⊲ (parallel) for each tile
5: t′ := σ|t|(t) ⊲ t
′ is bit-reverse of t
6: for u := 0, B − 1 do ⊲ copy sources to buffer
7: for v := 0, B − 1 do
8: T [u · v] := x[u · t · v]
9: for l := 0, ρ2 − 1 do ⊲ (parallel) for each class
10: IPBRClass(l, T [B2]) ⊲ in-place bit-reversal
11: for u := 0, B − 1 do ⊲ copy buffer to targets
12: for v := 0, B − 1 do
13: y[u · t′ · v] = T [u · v]
In lines 6–8 we copy a source tile into the cache-resident
buffer T [ ]. In lines 9–10 we perform in-place bit-reversal
of vector classes that form the tile on the buffer. Finally, in
lines 11–13 we copy the buffer into the target tile.
2. EXPERIMENTAL EVALUATION
In our experiments we used a 2.5 GHz dual-core Pow-
erMac G5 (Model 7,3) with 32kB L1 cache and 512kB L2
cache (both having 128B cache lines).
In Figure 2 we provide evaluation for 32-bit and 16-bit
data. A logarithmic scale is used for the Y-axis. As a base-
line, we show array to array copy, which is implemented us-
ing both scalar and vector memory access. We coded (and
partly generated) programs in C (with AltiVec intrinsics)
and compiled them using gcc 4.0 (at optimisation level O3).
BRAVO outperforms COBRA on small problem sizes by
a factor of 2–4.5, and COBRAVO is competitive throughout
giving about 15–75% improvement for large data sets (de-
pending on the element size ranging over 32, 16, and 8 bits).
The presented algorithms can be extended with comple-
mentary techniques [9] and integrated into FFT algorithms.
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